

# **ENERGY MANAGEMENT IN MICROPROCESSOR-DRIVEN CIRCUIT DESIGN USING SLEEP MODES UPRAVLJANJE PORABE ENERGIJE MIKROPROCESORSKEGA VEZJA Z UPORABO NAČINOV PROCESORSKEGA MIROVANJA**

**Dalibor Igrec1**<sup>R</sup> **, Jože Hebar<sup>2</sup> , Amor Chowdhury<sup>1</sup>**

**Keywords:** Energy Management, Sleep Mode, Microprocessor, Electronic Circuit Design, Efficiency

# **Abstract**

The article explores the important significance of sleep mode in the design of microprocessorcentric electronic devices, emphasising energy efficiency, device longevity and environmental sustainability. Sleep mode enables devices to enter low-power states during periods of inactivity, conserving energy and extending battery life. Various levels of sleep modes are examined, ranging from light to deep sleep, each with unique power savings and system responsiveness advantages.<sup>1</sup>

The article also presents a case study involving an electronic circuit controlling sensors, actuators, LTE, WiFi and a geolocation module, where sleep mode is utilised to optimise power consumption. The system operates at varying activity levels, and the employment of sleep modes such as light sleep, deep sleep and hibernation, results in energy savings exceeding 70%. Light Sleep offers rapid responsiveness with moderate power savings, while Deep Sleep and Hibernate Mode maximise energy efficiency but require longer wake-up times. The design approach emphasises the importance of managing the system components carefully, and transitioning

Corresponding author: Dalibor Igrec, University of Maribor, Faculty of Energy Technology, Hočevarjev trg 1, 8270 Krško, Slovenia, E-mail address: dalibor.igrec@um.si

<sup>1</sup> University of Maribor, Faculty of Energy Technology, Hočevarjev trg 1, 8270 Krško, Slovenia

<sup>2</sup> Energetika Maribor d. o. o., Jadranska cesta 28, 2000 Maribor, Slovenia

between different power modes to ensure an optimal balance between energy conservation and performance.

Finally, the article discusses the broader environmental impact of sleep mode, noting its contribution to reducing devices' energy demands and carbon footprints. By integrating effective sleep mode strategies, designers can create energy-efficient systems that meet both consumer expectations and environmental responsibilities, supporting sustainability efforts in electronic device design.

# **Povzetek**

Članek opisuje pomen uporabe procesorskega mirovanja Sleep Mode pri načrtovanju elektronskih naprav, osredotočenih na mikroprocesor, s poudarkom na energetski učinkovitosti, daljši življenjski dobi naprav in okoljski trajnosti. Način procesorskega mirovanja omogoča napravam, da med nedejavnostjo preklopijo v nizkoenergijska stanja, kar pripomore k varčevanju z energijo in podaljšanju življenjske dobe baterije. Raziskane so različne stopnje načinov procesorskega mirovanja, od lahkega do globokega procesorskega mirovanja, pri čemer ima vsaka svoje prednosti glede na prihranke energije in odzivnost sistema.

V članku je predstavljena tudi študija primera elektronske naprave s procesorjem, ki nadzoruje senzorje, aktuatorje, LTE, WiFi in geolokacijski modul. Z uporabo načinov procesorskega mirovanja je sistem optimiziral porabo energije, saj deluje na različnih ravneh dejavnosti. Uporaba lahkega procesorskega mirovanja, globokega procesorskega mirovanja in hibernacije omogoča več kot 70 % prihranka energije. Lahko procesorsko mirovanje zagotavlja hitro odzivnost z zmernim varčevanjem energije, medtem ko globoko procesorsko mirovanje in hibernacija maksimirata energetsko učinkovitost, vendar zahtevata daljši čas za prebujanje. Pristop k načrtovanju strojne in programske opreme poudarja pomen natančnega upravljanja sistemskih komponent in preklapljanja med različnimi načini varčevanja z energijo, da se doseže optimalno ravnovesje med varčevanjem in zmogljivostjo.

V zaključku članek obravnava tudi širši okoljski vpliv načinov procesorskega mirovanja, pri čemer poudarja njihov prispevek k zmanjšanju porabe energije naprav in ogljičnega odtisa. Z vključitvijo učinkovitih strategij za uporabo načinov procesorskega mirovanja lahko načrtovalci dosežejo energetsko učinkovite sisteme, ki izpolnjujejo tako pričakovanja uporabnikov kot okoljsko odgovornost ter prispevajo k trajnostnemu razvoju elektronskih naprav.

# **1 INTRODUCTION**

In today's technology-driven world, the proliferation of electronic devices has become ubiquitous, with an ever-increasing number of gadgets and appliances permeating our daily lives. While these devices provide convenience, connectivity and entertainment, they contribute significantly to our energy consumption.

One often overlooked aspect of this energy usage is the power consumption of devices in standby mode, commonly referred to as the "vampire power" or "phantom power" phenomenon. When electronic devices are not in active use they often consume a small, but persistent amount of electricity, even when seemingly turned off or dormant. Although seemingly insignificant on an individual level, this standby power consumption can impact global energy usage and carbon emissions substantially when aggregated across millions of devices.

Research has shown that the energy consumed by devices in standby mode can account for a

significant portion of a household's or workplace's total electricity usage. [1][2][3]

For example, a study in California found that the energy used to run appliances in low-power modes totalled about 13% of the state's total residential electricity consumption. [3]

The importance of efficient energy management in modern electronic devices cannot be overstated. With the advancement of technology, microprocessor-based devices have become widespread, being used in everything from simple household appliances to complex industrial systems. These devices, however, are often limited by the capacity of their power sources, making energy efficiency a critical aspect of their design and functionality. Efficient energy management ensures longer battery life and improves the device's reliability and performance.

A key component in achieving this energy efficiency is the use of sleep mode, or low-power mode, which allows the device to reduce its power consumption during periods of inactivity. [4][5]

Sleep mode is an essential strategy for improving energy efficiency in microprocessor-centric circuits, as it reduces a device's power consumption significantly when not in active use. Sleep mode conserves energy without fully turning off the device by effectively shutting down parts of the device while keeping others minimally active for basic operations. This feature is particularly important in portable and battery-operated devices, where power conservation is crucial. [6] [7]

The relevance of sleep mode extends beyond simple power conservation. In today's digital age, where the environmental impact of technology is a growing concern, reducing power consumption through methods like sleep mode aligns with broader sustainability goals. However, the benefits of sleep mode go beyond environmental considerations. It also enhances device usability by extending battery life, improving user satisfaction significantly, and reducing recharge frequency and urgency.

The ability to wake from sleep mode allows devices to offer immediate functionality when needed, matching convenience with energy efficiency. This balance is not just important; it's vital in maintaining a positive user experience, as modern consumers expect both high performance and responsible energy usage from their electronic devices. Thus, sleep mode is important in energy management and electronic products' overall design and consumer appeal. As we continue to push the boundaries of what electronic devices can do, integrating and optimising sleep mode will remain a cornerstone of innovative electronic circuit design.

# **1.1 Environmental Impact and Sustainability**

Sleep mode reduces the energy consumption of electronic devices by powering down nonessential components when they are not in active use. This reduction in energy demand translates directly into lower electricity usage, which is particularly significant given the scale of global electronic device proliferation. For instance, the cumulative energy savings can be substantial if millions of devices enter sleep mode when inactive. This widespread reduction in energy consumption decreases the overall demand from power plants, which often burn fossil fuels, thereby reducing the amount of carbon dioxide and other greenhouse gases released into the atmosphere. [8]

Moreover, sleep mode extends the lifespan of devices by reducing the wear and tear on their components. This longer operational life means fewer devices are discarded, leading to a decrease in electronic waste. Electronic waste contributes to accumulating hazardous materials in landfills and involves energy-intensive recycling processes. By extending the life of electronic devices through reduced operational stress, sleep mode, indirectly, lessens the environmental degradation associated with waste disposal and recycling.

Another important aspect of sleep mode's contribution to sustainability is its role in complying with international energy efficiency Standards. Many countries have implemented regulations that require electronic devices to incorporate low-power modes to curb excessive energy use. Sleep mode enables manufacturers to meet these Standards, designed to reduce energy consumption at the individual device level, and contribute to national and global efforts to decrease overall energy demand.

The energy savings achieved through sleep mode can be significant when scaled across the numerous devices used in corporate and industrial settings. For example, Data Centres, which consume considerable energy to maintain data integrity and server responsiveness, can benefit immensely from servers and storage systems equipped with advanced sleep mode functionalities. These facilities can reduce operational energy costs and carbon footprint dramatically by allowing inactive servers to enter sleep mode.

#### **1.2 Regulatory Compliance and Market Implications**

One of the key regulations that govern energy consumption in 'off' and various 'standby' modes is the Ecodesign Regulation 1275/2008. [9] This regulation was designed as a horizontal legislation covering various relevant electronic and electrical products. It ensures that devices do not consume excessive power, particularly during inactivity, influencing market access and product design significantly across the electronics industry.

Compliance with Ecodesign Regulation 1275/2008 is essential for manufacturers seeking to distribute their products within the European Union and other regions that have adopted similar Standards. By incorporating sleep mode and optimising energy consumption in accordance with these Regulations, manufacturers can access a broader market and align their products with sustainable and energy-efficient consumer trends.

Globally, energy efficiency Standards, such as the Energy Star programme in the United States, the European Union's Ecodesign Directive, and similar regulations in countries like Japan and Australia, mandate specific requirements for electronic devices. [10], [11] These Standards typically specify maximum allowable power consumption levels for various states of device operation, including active, idle and sleep modes. The rationale behind these Regulations is to reduce the environmental impact of electronic devices by minimising their energy consumption, and, by extension, the associated carbon emissions from power generation.

Furthermore, including advanced sleep mode functionalities can be a competitive advantage in the electronics market. Consumers are prioritising energy efficiency and sustainable practices increasingly when making purchasing decisions. Products that adhere to Regulatory Standards and offer enhanced energy-saving features are likely to enjoy stronger market appeal and consumer trust, leading to potential business growth and brand differentiation. Overall, understanding and adhering to Regulatory Standards regarding energy consumption in 'off' and 'standby' modes ensures market access ,and positions electronic devices as environmentally friendly and sustainable, contributing to the global effort to decrease overall energy demand and mitigate environmental impact. Consequently, the ability to implement effective sleep mode functionalities has become a crucial factor in the design and development of new electronic devices. Manufacturers must now ensure that their products can meet the current technological

demands and adapt to stringent energy-saving requirements. [12]

The impact of these Regulations extends beyond simple compliance. They drive innovation in product design, encouraging manufacturers to develop more advanced power management technologies. These include sophisticated sleep mode algorithms that adjust energy use dynamically based on the device's operation, user behaviour and even ambient conditions. The evolution of such technologies enhances product functionality, and positions companies as leaders in energy-efficient technology.

# **2 FUNDAMENTALS OF SLEEP MODE**

The effectiveness of sleep mode lies in its ability to decrease the microprocessor's clock speed, or halt certain circuits entirely while maintaining minimal functionality in others. This selective suspension of activities helps maintain the device's state, enabling a fast return to full operation when required. In microprocessors, sleep mode is achieved by reducing the power supplied to various components, such as the CPU, memory and peripheral interfaces, thereby reducing the overall power consumption of the device significantly.

Sleep mode can be implemented at various levels, each offering a different balance between power savings and operational readiness.

#### **2.1 Light Sleep Mode or Idle Mode**

Light sleep mode, also known as Idle mode, is the least aggressive form of sleep mode.

In this state, the microprocessor's clock speed is reduced, but the processor and memory remain powered and ready to resume full operation quickly.

Light sleep mode is suitable for brief pauses in device activity, as it allows the system to respond rapidly to user input or other events, maintaining a high level of responsiveness.

The power savings in light sleep mode are moderate, as the device is still partially active, but it offers a good balance between energy efficiency and the immediacy of response.

# **2.2 Deep Sleep Mode**

Deep sleep mode, on the other hand, is a more aggressive power-saving state.

In this mode, the microprocessor and memory are powered down, and the device enters a lowpower state that reduces its energy consumption significantly.

However, the trade-off is a longer wake-up time, as the device must power up fully and restore its operational state before responding to user inputs or other events. Deep Sleep Mode itself can be divided in a little more detail into;

#### **2.2.1 Standby Mode**

A deeper sleep state, in which the CPU and most peripherals are turned off, except for a few essential components required for basic device monitoring. This mode provides substantial power savings while allowing relatively quick wake-up times.

#### **2.2.2 Hibernate Mode**

It is one of the deepest sleep states, where the content of the memory is saved to non-volatile storage, and the power to the CPU and most of the system components is cut off completely. Hibernate mode offers the most significant energy savings, and is ideal for extended periods of inactivity. However, the wake-up time is longer, as the system needs to reload the memory state from the non-volatile storage.

#### **2.2.3 Power-Down Mode**

In the most extreme sleep mode, the device turns off all functions except for a few critical monitoring capabilities, such as the real-time clock. This mode is used when no immediate use of the device is expected, and it maximises energy conservation at the cost of longer recovery times when the device is reactivated.

Deep sleep mode is suitable for longer periods of inactivity, where the device can afford a slightly longer wake-up time in exchange for substantial power savings.

#### **2.3 Hybrid Sleep Mode**

Some microcontrollers and microprocessors offer a hybrid sleep mode, which combines elements of both light and deep sleep modes.

In this approach, certain components, such as the CPU, are powered down, while other essential peripherals, such as real-time clocks or interrupt controllers, remain active.

This hybrid sleep mode balances power savings and responsiveness, allowing the device to wake up more quickly than deep sleep mode while conserving significant energy.

The specific implementation of hybrid sleep mode can vary across different microcontroller architectures and product lines, offering designers flexibility in optimising energy efficiency for their particular applications.

#### **2.4 Strategy for using Sleep Mode**

Electronic devices commonly incorporate multiple sleep modes, each engineered to strike a balance between power conservation and preparedness for reactivation. The specific functions and energy-saving advantages of these sleep modes may differ, but they all share the common objective of diminishing energy requirements during periods of inactivity.

The implementation of various sleep modes necessitates a meticulous analysis of the device's usage patterns and user expectations. The determination of which sleep mode to employ and when to activate it is contingent upon finding the optimal equilibrium between the need for expeditious responsiveness and the imperative of energy conservation. This analysis involves evaluating the device's typical usage scenarios, user preferences, and the trade-offs between power savings and responsiveness. By considering these factors carefully, device designers can select the most appropriate sleep mode configurations to meet the specific needs of the target user base.

# **3 DESIGN CONSIDERATIONS FOR SLEEP MODE INTEGRATION**

One of the primary technical requirements for integrating sleep mode is the ability to deactivate and reactivate components selectively. [13] It requires detailed control over the power supply to individual components, which can be complex given the integrated nature of modern electronics. Designers must ensure that power management circuits can handle multiple power states, and can switch between these states seamlessly without disrupting the device's overall functionality.

Additionally, integrating sleep mode involves challenges related to timing and synchronisation. Components must enter and exit sleep mode coordinated to avoid data loss or corruption. It necessitates robust firmware that can manage the state transitions effectively. It is also essential to consider the wake-up latency, the time it takes for a device to return to full operational status from sleep mode. Optimising this latency is important for user satisfaction, particularly in devices that require immediate responsiveness, such as smartphones and medical devices.

From a design strategy perspective, one practical approach to optimising sleep mode functionality is implementing hierarchical sleep states. By designing multiple levels of sleep mode - from light sleep, where only the display and non-essential services are turned off, to deep sleep, where almost all processing is suspended - designers can tailor the power consumption to the exact needs of the device based on its operational context. This multi-tier strategy allows devices to conserve more power, while still being able to respond quickly if required.

Another strategy involves using intelligent sensors and context-aware algorithms that adjust the sleep mode settings dynamically based on the environment and usage patterns. For example, a device might enter a deeper sleep mode when it detects that it has been inactive for a prolonged period, or in a particularly low-power environment, such as at night when the user is likely asleep.

It is also essential to ensure that the integration of sleep mode does not compromise the device's security. As devices wake from sleep mode, they must re-establish secure connections and protect all data. It requires encryption mechanisms and secure authentication protocols to be maintained across sleep transitions, adding another layer of complexity to the design.

# **3.1 User Experience and Responsiveness**

From a user experience perspective, the primary concern with sleep mode is the wake-up time - the delay between the user initiating an action and the device's response. If a device takes too long to wake up, users may perceive it as unresponsive or slow, affecting their overall satisfaction negatively and potentially deterring future use. Therefore, optimising this aspect involves minimising the wake-up time while ensuring the device remains sufficiently responsive, even when coming out of deeper sleep states.

For example, modern smartphones are adept at managing sleep mode to optimise energy efficiency and user experience [14][15]. When a user turns off the smartphone screen, the device enters a light sleep mode where non-essential processes are paused, but it can resume full functionality as soon as the screen is touched. Deeper sleep modes are used during prolonged periods of inactivity, such as overnight. Here, more extensive parts of the system are shut down. Still, critical functions like clock updates and incoming notifications are maintained, allowing for a balance between energy savings and readiness for use.

Another illustrative case is that of wearable devices, such as fitness trackers and smartwatches. These devices use advanced algorithms to determine when to enter different levels of sleep mode based on user activity patterns. For instance, during periods of intense physical activity, the device may avoid entering sleep mode entirely to ensure real-time tracking and feedback. Conversely, during periods of inactivity, such as sleeping or sitting at a desk, the device can enter deeper sleep modes safely without affecting user experience, as immediate responsiveness is less critical.

Smart home devices like thermostats and security cameras also employ sleep mode, to enhance energy efficiency without compromising their primary functions. Smart thermostats, for instance, reduce their sampling rate of environmental data during times when less frequent adjustments are necessary. However, they remain responsive to significant changes in temperature or user inputs. Security cameras might power down non-essential components when no motion is detected, but can activate quickly to record when motion sensors are triggered.

Designers achieve these balances by combining hardware optimisations, such as low-power processors and memory, and software strategies, like predictive algorithms, anticipating user needs. This integration ensures that devices conserve energy and provide a seamless and responsive experience aligned with user expectations.

To enhance user satisfaction and energy conservation further, it is crucial to consider how sleep mode impacts the overall user experience. While optimising wake-up time is essential, it is equally important to ensure that the transition in and out of sleep mode is seamless and nondisruptive. [16]

Modern electronic devices can achieve a harmonious blend of energy efficiency and user satisfaction by refining the integration of sleep mode continually and considering user experience as a top priority. This approach aligns with the growing demand for sustainable and user-friendly technology solutions in today's market.

# **4 AN EXAMPLE OF DESIGNING AN ELECTRONIC CIRCUIT WITH MULTIPLE SLEEP MODES**

The following example demonstrates how to design an electronic circuit with multiple sleep modes, highlighting the role of the microcontroller and its components, along with strategies for transitioning between modes based on real-world usage patterns. The approach shown in Figure 1 conserves energy and enhances the device's efficiency and operational longevity.



*Figure 1: The process of designing an electronic circuit with a microprocessor and implementing different levels of Sleep Mode*

Consider the electronic circuit shown in Figure 2 with a microprocessor, abbreviated as P, that controls 5 sensor inputs (S1, S2, S3, S4, and S5), 3 actuator outputs (A1, A2, and A3), a WiFi telecommunications module (abbreviated as WiFi), an LTE telecommunications module (abbreviated as LTE), and a geolocation module (abbreviated as GPS). The electronic circuit with the microprocessor P is battery-powered.



*Figure 2: Case study electronic circuit with microprocessor*

Developing an electronic circuit that incorporates sleep modes necessitates a strategic approach, balancing functionality and power efficiency carefully. Initially, conducting a comprehensive analysis of all system components, including the microprocessor, sensors, actuators, communication modules and the geolocation unit, is crucial. Each of these elements plays a distinct role in the overall operation, yet they exhibit varying power consumption and activity levels. Understanding these differences is essential for formulating an efficient energy management plan.

The next step involves defining various operational modes that the system can enter based on realtime requirements. The system operates at full capacity in active mode, with the microprocessor and all peripherals functioning optimally. However, a more efficient approach is needed for periods of inactivity, and sleep modes come into play. One such state is light sleep mode, or idle mode, where the microprocessor's clock speed is reduced, but remains partially active, allowing for quick resumption of operations. This mode is especially useful for brief pauses in activity, where the system needs to maintain responsiveness with moderate energy savings.

On the other hand, deep sleep mode is a more aggressive energy-saving strategy, where the microprocessor and memory are powered down significantly. This mode is ideal for longer periods of inactivity, as it reduces energy consumption drastically, though it requires a longer wake-up time. Within deep sleep mode, further subdivisions can be made, such as standby mode, where only essential components for basic monitoring remain active, allowing faster wake-up, and hibernate mode, where the system saves its state to non-volatile memory, cutting off power to most components for maximal energy savings. The deepest level is power-down mode, where only critical monitoring capabilities, such as a real-time clock, remain powered. This mode is used for long-term inactivity, offering the most energy savings at the cost of slower recovery times when reactivating the device.

Once these operational modes are established, the selection of an appropriate microcontroller becomes critical. Opting for a processor that supports multiple low-power states, including light and deep sleep modes, ensures the system's ability to adjust its energy consumption dynamically. Furthermore, software control can enhance this process by managing the transitions between power modes based on real-time system activity. For instance, when no inputs are detected for a specified duration, the system can transition smoothly from active to sleep mode. Additionally, the incorporation of interrupt-driven wake-up mechanisms allows the device to maintain responsiveness while conserving power.

Moreover, implementing Dynamic Voltage and Frequency Scaling can optimise energy use during less demanding tasks, by adjusting the processor's clock speed and voltage per the workload.

The potential for power savings from using these sleep modes is substantial. For instance, light sleep mode can reduce overall energy consumption by 20-40%, while deep sleep mode can yield energy savings of up to 80-90% during prolonged periods of inactivity. The power-down mode offers the most dramatic reduction, conserving nearly all the energy during non-use. By designing the circuit strategically and managing these power modes effectively, the system can achieve significant improvements in battery life and overall efficiency, meeting both operational demands and energy-saving goals.

# **4.1 The Starting Point**

The device operates under the following conditions:

- 40% of the time the device is in complete idle mode.
- 3% of the time, all components (GPS, LTE, WiFi, S1, S2, S3, S4, S5, A1, A2, and A3) are active simultaneously.
- 5% of the time, only LTE and GPS are active together.
- 2% of the time, only GPS and WiFi are active together.
- 30% of the time, GPS, all 5 sensors (S1, S2, S3, S4, S5), and all 3 actuators (A1, A2, A3) are active together.
- 10% of the time, GPS, 3 sensors (S1, S2, S3), and 2 actuators (A1 and A2) are active together.
- 10% of the time, GPS, 2 sensors (S1 and S2), and 1 actuator (A1) are active together.

The microcontroller has four operational modes:

- Full Activity Mode: All components and communication modules are fully operational.
- Full Activity without Communication: The device functions normally, but disables communication modules like WiFi and LTE.
- Active Sleep Mode: The system is in a low-power mode, with selected components like sensors or actuators active while the rest of the system remains in standby.
- Complete Sleep Mode: The system enters a low-power state, with minimal functions operating, conserving the most energy.

### **4.2 Proposed Model for Sleep Mode Management**

Based on the described device operation, the strategy should leverage various sleep modes, including Light Sleep Mode, Standby Sleep Mode, Hibernate Mode and Power-Down Mode:

- Full Activity Mode (3% of the time): Used when all components (GPS, LTE, WiFi, sensors, and actuators) are active simultaneously. This is the highest power consumption mode, and is only necessary when full functionality is required.
- Idle Mode or Light Sleep (7% of the time): Applied during periods when only the GPS and either LTE or WiFi are active. Idle Mode reduces energy consumption by allowing the microcontroller to keep essential functions running while the rest of the system operates at lower power. This can reduce power consumption by about 50-60%.
- Standby Mode (50% of the time): This mode is used when GPS, sensors and actuators are active, but the communication modules (LTE/WiFi) are not. Standby Mode allows the microcontroller to keep key peripherals operational while powering down less critical components, leading to energy savings of about 70% compared to full activity.
- Hibernate Mode (40% of the time): Hibernate Mode can be activated during periods of complete idle. This deep sleep mode reduces power consumption by up to 90%, as most of the system shuts down, leaving only minimal functionality to preserve the system state.

## **4.3 Energy Savings Analysis**

When all sleep modes are used effectively, the overall energy savings can be substantial:

- Idle Mode for 7% of the time results in 50-60% power savings.
- Standby Mode for 50% of the time saves up to 70% in energy.
- Hibernate Mode for 40% of the time saves 90% of power, as most components are powered down.

Given this usage profile, the total estimated energy savings would be around 60-75%, depending on how often each mode is applied and the specific power characteristics of the components. This strategy extends battery life significantly, reducing the need for frequent recharging or battery replacement.

With fewer sleep modes, the device's ability to optimise power consumption becomes limited, leading to higher overall energy consumption. Let's consider a scenario where only Idle Mode and Hibernate Mode are available, and Standby Mode is not an option:

- Idle Mode would still save 50-60% during light activity periods (GPS with LTE or WiFi), covering 7% of the operational time.
- Hibernate Mode would still save 90% of energy during the 40% idle time.
- However, without Standby Mode, during the 50% of the time when GPS, sensors and actuators are active together, the device would have to operate in Full Activity Mode, consuming much more energy.

In this case, energy savings would drop to around 40-50% as the device consumes more power during moderate activity periods (when Standby Mode would otherwise have been used). This would lead to higher energy consumption overall, reducing battery life compared to a scenario with full sleep mode

Without any sleep modes, the device would operate at maximum power continuously, resulting in the worst-case scenario, providing no energy savings.

## **4.4 Comparison of Energy Consumption Scenarios**

- Full Sleep Mode Management (best case):
	- o Estimated energy savings: 60-75%.
	- o Battery life extended significantly due to strategic use of Idle, Standby, and Hibernate modes.
- Limited Sleep Modes (only Idle and Hibernate available):
	- o Estimated energy savings: 40-50%.
	- o Battery life is shorter than with full sleep mode management, but still more efficient than without sleep modes.
- No Sleep Modes (worst case):
	- o Energy savings: 0%.
	- o The device consumes full power constantly, leading to the shortest battery life.

When all sleep modes are available, the system can achieve significant energy savings of up to 75%, and those extend the battery life significantly. However, with fewer sleep modes, energy savings are reduced to 40-50%, and, if no sleep modes are available, the device consumes maximum power, depleting the battery rapidly.

Introducing multiple sleep modes into electronic devices presents challenges related primarily to increased complexity. Both hardware and software design become more sophisticated, as managing the transitions between sleep modes requires precise control, which extends development time and increases the potential for errors. Longer wake-up times, especially from deeper sleep modes, can impact system responsiveness negatively, which is problematic for applications that demand quick activation.

Frequent transitions between modes can introduce additional energy consumption, reducing overall savings, and certain components may experience issues during re-initialisation. Deeper sleep modes also risk data loss or inconsistency if the system is not configured properly to preserve the state.

Developing and maintaining these systems require more resources, due to the need for extensive testing and optimisation, driving up costs. In some cases, the benefits of multiple sleep modes are limited, as not all modes result in significant energy savings relative to the complexity involved in managing them. Thus, a robust sleep mode strategy is essential for maximising the performance and longevity of battery-powered systems.

# **5 FUTURE TRENDS AND INNOVATIONS**

As technology advances, the role of sleep mode in electronic circuit design is also evolving, with emerging trends and potential innovations poised to enhance its effectiveness further. The future of sleep mode technology holds promising developments, that aim to achieve even greater energy efficiencies and more seamless integration into everyday devices. [17]

One emerging trend is the development of more intelligent, context-aware sleep modes, that can adjust dynamically based on user behaviour, environmental conditions and device status. It involves using machine learning algorithms to predict periods of device inactivity and adjust power consumption more accurately. For instance, future devices could learn a user's daily

patterns, and anticipate automatically when to enter more profound levels of sleep mode, thereby conserving more energy without user input. [18]

The integration of ultra-low-power microcontrollers and IoT devices has spurred innovations in sleep mode technology. These components are designed to operate on minimal power, and can maintain device functionality while consuming very little energy. Future enhancements may focus on developing microprocessors and other elements optimised explicitly for various sleep mode levels, allowing devices to perform essential tasks like updates and data synchronisation without waking fully from sleep mode.

Another promising area of innovation lies in developing energy-harvesting technologies that complement sleep mode functionalities. Devices could be designed to harness ambient energy sources - such as solar, thermal, or kinetic energy - while in sleep mode, to recharge batteries or power low-energy tasks. It would extend the intervals between charging and reduce dependency on traditional power sources, making devices even more energy-efficient and environmentally friendly.

Moreover, advancements in semiconductor technology could lead to the creation of chips that are more effective at entering and exiting sleep modes with virtually no latency. Such improvements could reduce the wake-up time for devices drastically, enhancing user experience by providing immediate responsiveness upon activation, which is critical for devices like smartphones and medical alert systems.

There is a growing trend towards standardising sleep mode protocols across different devices and platforms, which could lead to a more uniform and efficient implementation of sleep mode technologies. Standardisation would simplify manufacturers' design processes, and ensure that all devices contribute to energy savings at a larger scale.

The future of sleep mode in electronic devices looks to leverage advancements in machine learning, energy harvesting and semiconductor technologies, to reduce power consumption further and enhance electronic device functionality. As these innovations continue to unfold, sleep mode will become even more integral to the design and operation of energy-efficient devices, aligning with global efforts towards sustainability and conservation.

#### **References**

- [1] **A. K. Meier:** *New standby power targets***,** Energy Efficiency 12, 175–186, https://doi. org/10.1007/s12053-018-9677-x, 2019
- [2] **L. Mcgarry:** *Standby power challenge***,** 2004 International IEEE Conference on the Asian Green Electronics (AGEC). Proceedings of, Hong Kong, China & Shenzhen, China, pp. 56-62, doi: 10.1109/AGEC.2004.1290867, 2004
- [3] **S. Eden:** *The Standby Generation: Electricity Low-Power Mode and Sociotechnical Change*, Environment and Planning A 2012, volume 44, pages 509 ^ 512
- [4] **H. Wu, C. Chen, K. Weng:** *An Energy-Efficient Strategy for Microcontrollers* Applied Sciences, 11(6), 2581, https://doi.org/10.3390/app11062581, 2020
- [5] **C. Hou and Q. Zhao:** *A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes*, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 2, pp. 706-719, Feb. 2016, doi: 10.1109/TVLSI.2015.2414827
- [6] **W. Ejaz, M. Naeem, A. Shahid, A. Anpalagan and M. Jo:** *Efficient Energy Management for the Internet of Things in Smart Cities***,** in IEEE Communications Magazine, vol. 55, no. 1, pp. 84-91, January 2017, doi: 10.1109/MCOM.2017.1600218CM
- [7] **Z. Wang and Y. Wu:** *A new paradigm on battery powered embedded system design based on User-Experience-Oriented method,* 2nd International Conference on Mathematical Modeling in Physical Sciences, doi:10.1088/1742-6596/490/1/012115, 2013
- [8] **R. Chéour, S. Khriji, M. abid and O. Kanoun:** *Microcontrollers for IoT: Optimizations, Computing Paradigms, and Future Directions,* 2020 IEEE 6th World Forum on Internet of Things (WF-IoT), New Orleans, LA, USA, pp. 1-7, doi: 10.1109/WF-IoT48130.2020.9221219, 2020
- [9] *Ecodesign requirements in the EU***,** https://europa.eu/youreurope/business/productrequirements/compliance/ecodesign/index\_en.htm
- [10] **G. May, B. Stahl, M. Taisch and D. Kiritsis:** *Energy management in manufacturing: From literature review to a conceptual framework*, Journal of Cleaner Production, Volume 167, Pages 1464-1489, doi.org/10.1016/j.jclepro.2016.10.191, 2017
- [11] **R. Fassler:** *Efficiency Regulations: Driving power conversion efficiency designs,* in IEEE Power Electronics Magazine, vol. 4, no. 1, pp. 19-24, March 2017, doi: 10.1109/MPEL.2016.2642518
- [12] **H. Wu, C. Chen, K. Weng:** *An Energy-Efficient Strategy for Microcontrollers*, Appl. Sci. 11(6), 2581; https://doi.org/10.3390/app11062581, 2021
- [13] **C. Hou and Q. Zhao:** *A New Optimal Algorithm for Energy Saving in Embedded System With Multiple Sleep Modes*, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 24, no. 2, pp. 706-719, Feb. 2016, doi: 10.1109/TVLSI.2015.2414827
- [14] **M. Brocanelli and X. Wang:** *Making Smartphone Smart on Demand for Longer Battery Life,* 2017 IEEE 37th International Conference on Distributed Computing Systems (ICDCS), Atlanta, GA, USA, pp. 2288-2293, doi: 10.1109/ICDCS.2017.263, 2017
- [15] **X. Chen, A. Jindal, N. Ding, Y. C. Hu, M. Gupta and R. Vannithamby:** *Smartphone Background Activities in the Wild: Origin, Energy Drain, and Optimization,* doi. org/10.1145/2789168.2790107
- [16] **R. Muralidhar, R. Borovica-Gajic, R. Buyya,** Energy Efficient Computing Systems: *Architectures, Abstractions and Modeling to Techniques and Standards*, ACM Computing SurveysVolume 54Issue 11sArticle No.: 236pp 1–37https://doi.org/10.1145/3511094
- [17] **Gerber, D. L., Meier, A., Liou, R., & Hosbach, R:** *Emerging Zero-Standby Solutions for Miscellaneous Electric Loads and the Internet of Things*, Electronics, 8(5), 570, https://doi. org/10.3390/electronics8050570, 2019
- [18] **P. Brand, J. Falk, J. A. Sue, J. Brendel, R. Hasholzner and J. Teich:** *Adaptive Predictive Power Management for Mobile LTE Devices,* in IEEE Transactions on Mobile Computing, vol. 20, no. 8, pp. 2518-2535, 1 Aug. 2021, doi: 10.1109/TMC.2020.2988651
- [19] **B. Chen and X. Shen:** *A Power Optimized Method for Mode Switching in Android Systems,* doi: 10.4108/eai.9-10-2017.159797